Enhancement-mode Ga$_2$O$_3$ wrap-gate fin field-effect transistors on native (100) $\beta$-Ga$_2$O$_3$ substrate with high breakdown voltage


Citation: Applied Physics Letters 109, 213501 (2016); doi: 10.1063/1.4967931
View online: http://dx.doi.org/10.1063/1.4967931
View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/109/21?ver=pdfcov
Published by the AIP Publishing

Articles you may be interested in
Effect of front and back gates on $\beta$-Ga$_2$O$_3$ nano-belt field-effect transistors
Appl. Phys. Lett. 109, 062102 (2016); 10.1063/1.4960651

Control of threshold voltage in E-mode and D-mode GaN-on-Si metal-insulator-semiconductor heterostructure field effect transistors by in-situ fluorine doping of atomic layer deposition Al$_2$O$_3$ gate dielectrics

Depletion-mode Ga$_2$O$_3$ metal-oxide-semiconductor field-effect transistors on $\beta$-Ga$_2$O$_3$ (010) substrates and temperature dependence of their device characteristics

Electrical characteristics and reliability properties of metal-oxide-semiconductor field-effect transistors with La$_2$O$_3$ gate dielectric
J. Appl. Phys. 100, 074108 (2006); 10.1063/1.2356902

Electrical characteristics and reliability properties of metal-oxide-semiconductor field-effect transistors with Dy$_2$O$_3$ gate dielectric
Enhancement-mode Ga$_2$O$_3$ wrap-gate fin field-effect transistors on native (100) $\beta$-Ga$_2$O$_3$ substrate with high breakdown voltage

Kelson D. Chabak,1,2 Neil Moser,3 Andrew J. Green,4 Dennis E. Walker, Jr.,1 Stephen E. Tetlak,1 Eric Heller,5 Antonio Crespo,1 Robert Fitch,1 Jonathan P. McCandless,4 Kevin Leedy,1 Michele Baldini,6 Gunter Wagner,6 Zbigniew Galazka,6 Xiuling Li,2 and Gregg Jessen1

1Air Force Research Laboratory, Sensors Directorate, Wright-Patterson AFB, Ohio 45433, USA
2Department of Electrical and Computer Engineering, Micro and Nanotechnology Laboratory, University of Illinois-Urbana-Champaign, Urbana, Illinois 61801, USA
3Department of Electrical and Computer Engineering, George Mason University, Fairfax, Virginia 22030, USA
4Wyle Laboratories, Inc., 4200 Colonel Glenn Hwy, Beavercreek, Ohio 45431, USA
5Air Force Research Laboratory, Materials and Manufacturing Directorate, Wright-Patterson AFB, Ohio 45433, USA
6Leibniz-Institut für Kristallzüchtung, Max-Born-Str. 2, D-12489 Berlin, Germany

(Received 9 September 2016; accepted 7 October 2016; published online 21 November 2016)

Sn-doped gallium oxide (Ga$_2$O$_3$) wrap-gate fin-array field-effect transistors (finFETs) were formed by top-down BCl$_3$ plasma etching on a native semi-insulating Mg-doped (100) $\beta$-Ga$_2$O$_3$ substrate. The fin channels have a triangular cross-section and are approximately 300 nm wide and 200 nm tall. FinFETs, with 20 nm Al$_2$O$_3$ gate dielectric and $\sim 2\mu$m wrap-gate, demonstrate normally-off operation with a threshold voltage between 0 and $+1\text{V}$ during high-voltage operation. The $I_{ON}$/

ion-off ratio is greater than $10^5$ and is mainly limited by high on-resistance that can be significantly improved. At $V_G=0$, a finFET with 21 $\mu$m gate-drain spacing achieved a three-terminal breakdown voltage exceeding 600 V without a field-plate. © 2016 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). [http://dx.doi.org/10.1063/1.4967931]

Gallium oxide (Ga$_2$O$_3$) is emerging as a potential disruptive electronic material for high-voltage electronics applications. The excitement of this material is due to its (1) ultra-wide bandgap of $\sim 4.8\text{eV}$ with $\sim 8\text{MV/cm}$ theoretical critical field strength,5 (2) up to four-inch native substrate availability and capability of melt-growth synthesis,6 and (3) a wide range of n-type doping achievable by halide vapor phase epitaxy (HVPE),7 low-pressure chemical vapor deposition (LPCVD),6 metal-organic chemical vapor deposition (MOCVD),6 and metal-organic vapor phase epitaxy (MOVPE).8 The $\beta$-phase Ga$_2$O$_3$ unit crystal has a monoclinic structure and is reported as the most thermally stable and conducive for the single-crystal homoepitaxial growth.9,10 For heterogeneous integration, a notable cleavage plane is located along the (100) crystal plane, which has incited nanomembrane research for integration with arbitrary substrates and two-dimensional semiconductors.11-13

The first transistor devices by homoepitaxial Ga$_2$O$_3$ were demonstrated with a Sn-doped Ga$_2$O$_3$ channel grown by MBE on (010) semi-insulating $\beta$-Ga$_2$O$_3$ substrates.1,4 Metal-oxide-semiconductor field-effect transistors (MOSFETs) followed later with a Si-doped channel and ohmic contacts by implantation with breakdown exceeding 750-V with a field-plate.15,16 Most recently, Sn-doped Ga$_2$O$_3$ MOSFETs homoepitaxially grown by MOVPE on (100) semi-insulating $\beta$-Ga$_2$O$_3$ achieved a record-high 3.8 MV/cm critical field strength surpassing GaN and SiC bulk theoretical field strengths.17

For power electronics applications, a normally-off transistor is preferred for safe high-voltage operation and to mitigate off-state power dissipation. To achieve a high-current density, Ga$_2$O$_3$ MOSFETs require high doping concentration resulting in a negative threshold voltage ($V_{TH}$). To shift toward positive $V_{TH}$, non-planar fin-shaped channels offer enhanced electrostatic control of the channel by depleting it from the side walls without sacrificing doping. Achieving dense, parallel arrays of fin channels is most easily achieved by top-down plasma etching though reports of fin channels formed by metal-catalyzed wet-etching18 and self-assembly19 are promising to avoid plasma etch damage.

GaN-based fin-channel field-effect transistors (finFETs) have been reported with Si-doped GaN junctionless and high-electron mobility AlGaN/GaN heterostructure channels where the gate wraps around fins with enhanced electrostatics to nearly or fully deplete the channel.20-22 However, the main drawbacks for GaN are cost and the availability of native substrates for low-defect density homoepitaxial growth. In this letter, we present a finFET with arrays of parallel Sn-doped Ga$_2$O$_3$ fin channels formed by top-down plasma etching to achieve normally-off operation on a native (100) semi-insulating $\beta$-Ga$_2$O$_3$ substrate. The results show the feasibility of wrap-gate architecture to shift the $V_{TH}$ to positive values while maintaining volume current densities for consideration in future high-voltage device design.

Fin-array field-effect transistors (finFET) devices were fabricated from a 300-nm Sn-doped Ga$_2$O$_3$ channel grown homoepitaxially by MOVPE on a 100-nm$^2$ Mg-doped semi-insulating (100) $\beta$-Ga$_2$O$_3$ substrate.7,8,23 First, arrays of $\sim 300$-nm wide fin channels with a $\sim 900$-nm pitch were formed by electron beam lithography followed by 150-nm Cr
metal evaporation as the hard mask. A second 200-nm Cr hard mask was superimposed on the fin mask by projection lithography to create bulk mesa contacts for source and drain electrodes. Both Cr layers were etched by inductively coupled plasma (ICP) etching using BCl3 chemistry. The etch conditions were 120 W reactive ion etching (RIE) power and 300 W coil power with 20 scm BCl3 and 16 mTorr chamber pressure. The etch selectivity of Ga2O3:Cr was approximately ~2:1. To sufficiently remove the entire 300-nm channel between fins, an over-etch was required, which completely etched the fin Cr mask resulting in triangular-shaped fins. Residual Cr on the source and drain mesas was removed by commercially available Cr wet-etchant. Ohmic contacts consisted of Ti/Al/Ni/Au (20/100/50/50 nm) rapidly annealed for 1-min at 470°C in nitrogen. A 20-nm Al2O3 gate dielectric was deposited by atomic layer deposition (ALD) at 250°C and patterned by fluorine-based RIE to allow for Ni/Au (20/480 nm) interconnects and ~2 μm long optical gate metal evaporation. Finally, a second 20-nm ALD Al2O3 layer was deposited and patterned on the sample to passivate the etched Ga2O3 surfaces between interconnects. The fabrication process is illustrated in Fig. 1(a).

The finFET has a centered two-finger gate layout with each gate finger wrapping along 48 fins. The total source to drain distance (LSD) is ~4 μm, and the fin-array spans approximately ~3-μm of this source-drain distance. A tilted SEM image of the fin channels with wrap-gate and bulk-like ohmic contacts is shown in Fig. 1(b). The sidewall morphology appears relatively smooth as previously observed using high-power ICP plasma etching with BCl3. A representative cross-sectional SEM image of three fins is shown in Fig. 2(a). The darker contrast observed in the fin compared to the substrate is indicative of the Sn-doped channel and adequate electrical isolation between fins. Fig. 2(b) depicts that the fins are approximately ~300 nm at the base with tapered sidewalls joining at ~200 nm thickness. The 20-nm Al2O3 gate dielectric and Ni/Au gate metal conform to the fin on all sides.

The mobility and doping concentration of the fins were measured from on-wafer Van der Pauw (VdP) test structures and device C-V measurements. It is widely reported that ionized donor concentration, ND, can vary significantly from the chemical Sn-doping concentration. The sheet resistance (RSH) and electron mobility (μ) were measured on a VdP structure near the reported device as ~40 kΩ/sq and ~24 cm2/Vs, respectively. We observed the larger geometry of the Cr mask used for the VdP mesa etched slower compared to the Cr fin-array mask; therefore, the VdP mesa was protected during the fin-array definition process. A forward and reverse C-V measurement of the finFET is shown in Fig. 3 indicating ~0.8 V of hysteresis, which has been previously reported as mobile border traps in accumulation. In the inset, an ND ~2.3 x 1017 cm−3 was extracted from the linear region of 1/C2 as a function of VGS. The area was estimated as L-finW-finNd where W-fin is ~200 nm after considering a ~70 nm backside depletion width and using a 3:2 width-to-height triangular fin cross-section. Finally, the flat-band capacitance, CFB, can be calculated by the measured oxide capacitance (Cox ~225 fF) in series with the semiconductor capacitance (Cs). The corresponding forward and reverse sweep flat-band voltage, VFB, is 1.3 V and 2.1 V, respectively.

In the absence of accurate models for Ga2O3, one-dimensional analytical expressions were used to estimate the depletion widths (Wd) on the two sides and bottom facet of the Sn-doped fins. The partial depletion width of the sides in the ungated region can be estimated by the built-in energy potential (Vbi) using the energy band lineup at the Al2O3/Ga2O3 interface: where EBG = EVB M + ΔEC + (Ec-EVF) + Vbi.

where EC, ΔEC, and EVBM are the bandgap, conduction band offset, and valence band maximum with respect to the Ga2O3 Fermi level energy (EF), respectively. Vbi represents band-bending in the ungated Ga2O3 due to the presence of interface traps. Kamimura et al. reported on the Al2O3/Ga2O3 interface with EG ~6.8 eV, ΔEC ~1.5–1.7 eV, and EVBM ~3.8 eV using XPS measurements. For ND ~2.3 x 1017 cm−3, the semiconductor EC-EF energy difference can be expressed as

![Image](https://example.com/image.png)

**FIG. 1.** (a) Fabrication process for Ga2O3 finFETs and (b) the tilted false-colored SEM image of a LSD = 4 μm finFET depicting the geometry of Ga2O3 fin channels and contacts.
where $\lambda_a$ is the electron affinity of Ga$_2$O$_3$ ($\sim$3.5 to 4.0 V)\textsuperscript{27,30} However, this does not consider trap-assisted tunneling for thin Al$_2$O$_3$ gate oxide,\textsuperscript{27} and it remains unclear how the $V_{bi(ug)}$ compensates for the band-bending normally induced by a gate contact without thorough XPS characterization of our particular interface. For a simple case, however, where both energy barriers are combined in the gated region, the $V_{bi(g)}$ is $\sim$2.5 V, which is reasonably close to the measured reverse sweep $V_{FB}$. The maximum depletion width, $W_d$, for each region is calculated by the following equation:

$$W_d = \sqrt{\frac{2e_q\varepsilon_S V_{bi(ug)}}{qN_D}},$$  \hspace{1cm} (3)$$

where $\varepsilon_q$ and $\varepsilon_S$ are the permittivity of free space and Ga$_2$O$_3$ dielectric constant, respectively. This yields $W_d \sim$83 nm and $\sim$110 nm in the ungated and gated regions, respectively. A backside depletion width from the semi-insulating substrate is found to be $\sim$70 nm assuming a mid-gap interface trap density of $\sim$2 $\times$ 10$^{17}$ cm$^{-2}$ eV$^{-1}$\textsuperscript{31}. Therefore, we estimate an undepleted fin with approximately $\sim$26 nm (base) $\times$ $\sim$17 nm (height) in the ungated region contributes to the volume conduction mechanism in the finFET. In contrast, the depletion from the sides and substrate fully deplete the fin dimensions in the gated region to realize the normally-off operation. It should be noted that once $V_{GS} > V_{FB}$, the finFET is operating in accumulation similar to non-planar normally-off junctionless GaN finFETs.\textsuperscript{20,32}

Fig. 4(a) shows the family of $I_D$-$V_D$ curves from $V_{GS} = +4$ V to 0 V. At $V_{GS} = +4$ V, the on-current ($I_{ON}$) reaches $\sim$3.5 $\mu$A. An upper bound on expected current in the partially depleted fin-arrays can be approximated by the open channel current density ($J_n$) where $V_{DS} < |V_{GS}-V_{TH}|$ using the drift current equation

$$J_n = q\mu N_D E_{CH},$$  \hspace{1cm} (4)$$

where $E_{CH} = V_{DS}/L_{CH}$. Using the partially depleted fin-array cross-sectional area at $V_{DS} = 2$ V and $L_{CH} = 3 \mu$m, $J_n = 5.9$ $\mu$A/cm$^2$ or $I_D \approx 1.3 \mu$A, which is close to the measured value in Fig. 4(a). For comparison, this simple analysis is also in agreement at $V_{DS} = 1$ V ($I_{DS} = 0.55$ mA) for the planar Sn-doped Ga$_2$O$_3$ MOSFET reported by Green et al. using the surface and substrate depletion widths with the reported $N_D$ and Ti/Au gate.\textsuperscript{17} The gate width, $W_G = W_{fin}N_{fin}$, is $\sim$19 $\mu$m corresponding to an $I_{ON} \sim 0.18 \mu$A/$\mu$m. The low $I_{ON}$ is a main limitation of the fin-array topology reported here, but can be drastically improved in the future with higher-mobility materials and on-resistance optimization. For this device, the gate swing was limited by the conduction band offset of Al$_2$O$_3$/Ga$_2$O$_3$, which can be improved with, for example, ALD SiO$_2$.\textsuperscript{33} The gate leakage characteristics are shown in Fig. 4(b) and indicate ultra-low gate leakage near 10$^{-12}$ Amps before an onset of trap-assisted tunneling at forward bias appears.\textsuperscript{27}

Fig. 4(c) shows the $I_D$-$V_G$ characteristics at $V_{DS} = 10$ V. Despite $I_{ON}$ limitations, the finFET has $>10^5 I_{ON}/I_{OFF}$ ratio. The device reaches an off-state approaching 10$^{-12}$ Amps between 0 and $+1$ $V_{GS}$ indicating enhancement-mode operation. To rule out the parasitic conduction in the substrate.
between fins, an identical MOSFET with the epitaxial channel etched away was fabricated and shows minimal modulation of the remaining etched SI substrate. We attribute this parasitic modulation to uncompensated free carriers in the substrate being accumulated at the Al$_2$O$_3$/Si-Ga$_2$O$_3$ interface. The forward and reverse sweeps reveal trapping effects that may be a combination of the unoptimized Al$_2$O$_3$/Ga$_2$O$_3$ interface and density of interface traps ($D_{it}$) caused by the plasma etching of the fin side walls. Despite no surface treatment optimization, the subthreshold slope ($SS$) is 158 mV/dec, which is superior to previously reported Ga$_2$O$_3$ MOSFETs. The $D_{it}$ can be estimated by the shift in forward and reverse $V_{FB}$ from Fig. 3 using the following expression:

$$D_{it} = \frac{C_{ox}\Delta V_{FB}}{qE_{Ga_2O_3}},$$

which is approximately $3.9 \times 10^{11}$ cm$^{-2}$ eV$^{-1}$ where $C_{ox}$ is $3.8 \text{ fF/ \mu m}^2$. The area for $C_{ox}$ is calculated using the measured $C_{ox}$, 20 nm thickness and a gate dielectric constant of 8.5; though, estimating the area using the sum of the fin side facets multiplied by $L_{GD}$ gives nearly the same value. This $D_{it}$ value is similar to previously reported Al$_2$O$_3$/Ga$_2$O$_3$ and SiO$_2$/Ga$_2$O$_3$ MOS capacitors on (-201) n$^+$-Ga$_2$O$_3$ substrates with $D_{it} < 1.0 \times 10^{12}$ cm$^{-2}$ eV$^{-1}$ after surface treatment optimization.

To conclude, we have fabricated an enhancement-mode Ga$_2$O$_3$ MOSFET enabled by arrays of Sn-doped fins on a semi-insulating (100) $\beta$-Ga$_2$O$_3$ substrate. A $V_{BB}$ exceeding 600-V at $V_{GS} = 0$ V off-state was demonstrated and represents the highest breakdown voltage measured without field-plate for $\beta$-Ga$_2$O$_3$ transistors, and the highest breakdown for any transistor technology utilizing non-planar device channels. Future work includes understanding the role of traps at the dielectric-Ga$_2$O$_3$ interface and optimizing on-resistance by reducing the fin channel length and using highly doped ohmic cap layer.

The authors would like to acknowledge the support of bulk and epitaxial crystal growth by IKZ-Berlin and fabrication support by Mr. Jason Hickey and Mr. Andrew Browning at AFRL. X. Li acknowledges NSF DMR #1508140.


213501-5 Chabak et al.

Appl. Phys. Lett. 109, 213501 (2016)


